IP Library Granted Patent US 6,529,044
Granted Patent Utility
US 6,529,044 · App. 09/919,294

Conditional clock gate that reduces data dependent loading on a clock network

Inventor: Daniel W. Bailey
Patented Case View Patent ↗
Granted: Mar 4, 2003 Filed: Jul 31, 2001
Inventor
Daniel W. Bailey
Assignee (at issue)
COMPAQ Information Technologies Group, L.P.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,529,044
App. No.
09/919,294
Filed
2001-07-31
Granted
2003-03-04
Kind
B2