IP Library Granted Patent US 6,530,734
Granted Patent Utility
US 6,530,734 · App. 09/732,010

Methods and apparatus for positive wafer process status identification during semiconductor wafer processing

Inventor: Eric A. Nering
Patented Case View Patent ↗
Granted: Mar 11, 2003 Filed: Dec 8, 2000
Inventor
Eric A. Nering
Assignee (at issue)
Adept Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,530,734
App. No.
09/732,010
Filed
2000-12-08
Granted
2003-03-11
Kind
B2