IP Library Granted Patent US 6,536,008
Granted Patent Utility
US 6,536,008 · App. 09/181,077

Fault insertion method, boundary scan cells, and integrated circuit for use therewith

Inventors: Benoit Nadeau-Dostie, Jean-Francois Cote, Pierre Gauthier
Patented Case View Patent ↗
Granted: Mar 18, 2003 Filed: Oct 27, 1998
Inventors
Benoit Nadeau-Dostie
Jean-Francois Cote
Pierre Gauthier
Assignee (at issue)
LogicVision, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,536,008
App. No.
09/181,077
Filed
1998-10-27
Granted
2003-03-18
Kind
B1