IP Library › Granted Patent US 6,550,045
Granted Patent Utility
US 6,550,045 · App. 09/991,574

Changing clock delays in an integrated circuit for skew optimization

Inventors: Aiguo Lu, Ivan Pavisic, Andrej A. Zolotykj, Elyar E. Gasanov
Patented Case View Patent ↗
Granted: Apr 15, 2003 Filed: Nov 20, 2001
Inventors
Aiguo Lu
Ivan Pavisic
Andrej A. Zolotykj
Elyar E. Gasanov
Assignee (at issue)
LSI Logic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,550,045
App. No.
09/991,574
Filed
2001-11-20
Granted
2003-04-15
Kind
B1