Semiconductor memory array of floating gate memory cells with floating gates having multiple sharp edges

Granted: May 13, 2003 Filed: Aug 16, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.