Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices

Granted: May 13, 2003 Filed: Sep 18, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.