IP Library Granted Patent US 6,573,135
Granted Patent Utility
US 6,573,135 · App. 10/222,278

Simultaneous formation of bottom electrodes and their respective openings of capacitors in both a memory cell region and logic region

Inventor: Yong-Sik Jeong
Patented Case View Patent ↗
Granted: Jun 3, 2003 Filed: Aug 16, 2002
Inventor
Yong-Sik Jeong
Assignee (at issue)
SK hynix Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,573,135
App. No.
10/222,278
Filed
2002-08-16
Granted
2003-06-03
Kind
B2