IP Library Granted Patent US 6,574,746
Granted Patent Utility
US 6,574,746 · App. 09/347,117

System and method for improving multi-bit error protection in computer memory systems

Inventors: Tayung Wong, Ashok Singhal, Clement Fang, John Carrillo, Han Y. Ko
Patented Case View Patent ↗
Granted: Jun 3, 2003 Filed: Jul 2, 1999
Inventors
Tayung Wong
Ashok Singhal
Clement Fang
John Carrillo
Han Y. Ko
Assignee (at issue)
Sun Microsystems Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,574,746
App. No.
09/347,117
Filed
1999-07-02
Granted
2003-06-03
Kind
B1