IP Library Granted Patent US 6,578,183
Granted Patent Utility
US 6,578,183 · App. 10/003,932

Method for generating a partitioned IC layout

Inventors: Kit Lam Cheong, Wei-Jin Dai, Hsi-Chuan Chen, Patrick John Eichenseer
Patented Case View Patent ↗
Granted: Jun 10, 2003 Filed: Oct 22, 2001
Inventors
Kit Lam Cheong
Wei-Jin Dai
Hsi-Chuan Chen
Patrick John Eichenseer
Assignee (at issue)
Silicon Perspective Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,578,183
App. No.
10/003,932
Filed
2001-10-22
Granted
2003-06-10
Kind
B2