IP Library › Granted Patent US 6,584,005
Granted Patent Utility
US 6,584,005 · App. 10/302,963

Semiconductor memory device preventing erroneous writing in write operation and delay in read operation

Inventors: Hiroshi Kato, Masatoshi Ishikawa, Tsukasa Ooishi, Jun Ohtani, Hideto Hidaka
Patented Case View Patent ↗
Granted: Jun 24, 2003 Filed: Nov 25, 2002
Inventors
Hiroshi Kato
Masatoshi Ishikawa
Tsukasa Ooishi
Jun Ohtani
Hideto Hidaka
Assignee (at issue)
MITSUBISHI ELECTRIC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,584,005
App. No.
10/302,963
Filed
2002-11-25
Granted
2003-06-24
Kind
B1