Process for manufacturing semiconductor memory device having floating and control gates in which multiple insulating films are formed over floating gates

Granted: Jul 8, 2003 Filed: May 24, 2002

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.