IP Library Granted Patent US 6,591,213
Granted Patent Utility
US 6,591,213 · App. 09/796,003

Systems for providing zero latency, non-modulo looping and branching of test pattern data for automatic test equipment

Inventor: Philip D. Burlison
Patented Case View Patent ↗
Granted: Jul 8, 2003 Filed: Feb 27, 2001
Inventor
Philip D. Burlison
Assignee (at issue)
Inovys Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,591,213
App. No.
09/796,003
Filed
2001-02-27
Granted
2003-07-08
Kind
B1