Closed-grid bus architecture for wafer interconnect structure

Granted: Aug 5, 2003 Filed: Jul 10, 2000

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.