IP Library Granted Patent US 6,606,792
Granted Patent Utility
US 6,606,792 · App. 09/578,424

Process to manufacturing tight tolerance embedded elements for printed circuit boards

Inventor: John A. Andresakis
Patented Case View Patent ↗
Granted: Aug 19, 2003 Filed: May 25, 2000
Inventor
John A. Andresakis
Assignee (at issue)
Oak-Mitsui Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,606,792
App. No.
09/578,424
Filed
2000-05-25
Granted
2003-08-19
Kind
B1