IP Library Granted Patent US 6,609,229
Granted Patent Utility
US 6,609,229 · App. 09/635,598

Method for automatically generating checkers for finding functional defects in a description of a circuit

Inventors: Tai A. Ly, Jean-Charles Giomi, Kalyana C. Mulam, Paul Andrew Wilcox, David Lansing Dill, Paul II Estrada, Chian-min Richard Ho, Jing Chyuarn Lin, Robert Kristianto Mardjuki, Lawrence Curtis Widdoes, Jr., Ping Fai Yeung
Patented Case View Patent ↗
Granted: Aug 19, 2003 Filed: Aug 9, 2000
Inventors
Tai A. Ly
Jean-Charles Giomi
Kalyana C. Mulam
Paul Andrew Wilcox
David Lansing Dill
Paul II Estrada
Chian-min Richard Ho
Jing Chyuarn Lin
Robert Kristianto Mardjuki
Lawrence Curtis Widdoes, Jr.
Ping Fai Yeung
Assignee (at issue)
O-In Design Automation, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,609,229
App. No.
09/635,598
Filed
2000-08-09
Granted
2003-08-19
Kind
B1