IP Library Granted Patent US 6,621,110
Granted Patent Utility
US 6,621,110 · App. 09/592,648

Semiconductor intergrated circuit device and a method of manufacture thereof

Inventors: Hideyuki Matsuoka, Satoru Yamada, Isamu Asano, Ryo Nagai, Tomonori Sekiguchi, Riichiro Takemura
Patented Case View Patent ↗
Granted: Sep 16, 2003 Filed: Jun 13, 2000
Inventors
Hideyuki Matsuoka
Satoru Yamada
Isamu Asano
Ryo Nagai
Tomonori Sekiguchi
Riichiro Takemura
Assignee (at issue)
HITACHI, LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,621,110
App. No.
09/592,648
Filed
2000-06-13
Granted
2003-09-16
Kind
B1