IP Library Granted Patent US 6,624,653
Granted Patent Utility
US 6,624,653 · App. 10/037,562

Method and system for wafer level testing and burning-in semiconductor components

Inventor: Daniel P. Cram
Patented Case View Patent ↗
Granted: Sep 23, 2003 Filed: Jan 7, 2002
Inventor
Daniel P. Cram
Assignee (at issue)
Micron Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,624,653
App. No.
10/037,562
Filed
2002-01-07
Granted
2003-09-23
Kind
B1