IP Library Granted Patent US 6,639,439
Granted Patent Utility
US 6,639,439 · App. 09/981,385

Reducing voltage variation in a phase locked loop

Inventors: Claude Gauthier, Pradeep Trivedi, Dean Liu, Brian Amick
Patented Case View Patent ↗
Granted: Oct 28, 2003 Filed: Oct 16, 2001
Inventors
Claude Gauthier
Pradeep Trivedi
Dean Liu
Brian Amick
Assignee (at issue)
Sun Microsystems Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,639,439
App. No.
09/981,385
Filed
2001-10-16
Granted
2003-10-28
Kind
B2