IP Library Granted Patent US 6,642,136
Granted Patent Utility
US 6,642,136 · App. 09/953,525

Method of making a low fabrication cost, high performance, high reliability chip scale package

Inventors: Jin-Yuan Lee, Ming-Ta Lei, Ching-Cheng Huang, Chuen-Jye Lin
Patented Case View Patent ↗
Granted: Nov 4, 2003 Filed: Sep 17, 2001
Inventors
Jin-Yuan Lee
Ming-Ta Lei
Ching-Cheng Huang
Chuen-Jye Lin
Assignee (at issue)
Megica Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,642,136
App. No.
09/953,525
Filed
2001-09-17
Granted
2003-11-04
Kind
B1