Clock power reduction technique using multi-level voltage input clock driver

Granted: Nov 11, 2003 Filed: May 28, 2002

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.