Packet-based integrated circuit dynamic random access memory device incorporating an on-chip row register cache to reduce data access latencies

Granted: Nov 11, 2003 Filed: Jan 16, 2003

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.