IP Library Granted Patent US 6,653,574
Granted Patent Utility
US 6,653,574 · App. 09/935,913

Multi-layered substrate with a built-in capacitor design and a method of making the same

Inventors: Chen-Wen Tsai, Chung-Ju Wu, Wei-Feng Lin
Patented Case View Patent ↗
Granted: Nov 25, 2003 Filed: Aug 23, 2001
Inventors
Chen-Wen Tsai
Chung-Ju Wu
Wei-Feng Lin
Assignee (at issue)
Silicon Integrated Systems Corp.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,653,574
App. No.
09/935,913
Filed
2001-08-23
Granted
2003-11-25
Kind
B2