Method and apparatus for producing multiple clock signals having controlled duty cycles by controlling clock multiplier delay elements

Granted: Nov 25, 2003 Filed: Apr 19, 2000

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.