IP Library Granted Patent US 6,654,939
Granted Patent Utility
US 6,654,939 · App. 09/987,276

Method of designing logic circuit, and computer product

Inventors: Yu Yamamoto, Yoshio Inoue
Patented Case View Patent ↗
Granted: Nov 25, 2003 Filed: Nov 14, 2001
Inventors
Yu Yamamoto
Yoshio Inoue
Assignee (at issue)
MITSUBISHI ELECTRIC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,654,939
App. No.
09/987,276
Filed
2001-11-14
Granted
2003-11-25
Kind
B2