IP Library Granted Patent US 6,661,040
Granted Patent Utility
US 6,661,040 · App. 10/137,289

Semiconductor device with insulating gate surrounded by impurity layers

Inventor: Hiroyuki Takashino
Patented Case View Patent ↗
Granted: Dec 9, 2003 Filed: May 3, 2002
Inventor
Hiroyuki Takashino
Assignee (at issue)
MITSUBISHI ELECTRIC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,661,040
App. No.
10/137,289
Filed
2002-05-03
Granted
2003-12-09
Kind
B2