IP Library Granted Patent US 6,661,702
Granted Patent Utility
US 6,661,702 · App. 10/350,653

Double gate DRAM memory cell having reduced leakage current

Inventor: Darryl G. Walker
Patented Case View Patent ↗
Granted: Dec 9, 2003 Filed: Jan 24, 2003
Inventor
Darryl G. Walker

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,661,702
App. No.
10/350,653
Filed
2003-01-24
Granted
2003-12-09
Kind
B1