IP Library Granted Patent US 6,697,919
Granted Patent Utility
US 6,697,919 · App. 09/878,985

System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system

Inventors: Kourosh Gharachorloo, Luiz Andre Barroso, Robert Stets, Mosur K. Ravishankar, Andreas Nowatzyk
Patented Case View Patent ↗
Granted: Feb 24, 2004 Filed: Jun 11, 2001
Inventors
Kourosh Gharachorloo
Luiz Andre Barroso
Robert Stets
Mosur K. Ravishankar
Andreas Nowatzyk
Assignee (at issue)
Hewlett-Packard Development Company, L.P.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,697,919
App. No.
09/878,985
Filed
2001-06-11
Granted
2004-02-24
Kind
B2