IP Library › Granted Patent US 6,700,162
Granted Patent Utility
US 6,700,162 · App. 10/337,673

Chip structure to improve resistance-capacitance delay and reduce energy loss of the chip

Inventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
Patented Case View Patent ↗
Granted: Mar 2, 2004 Filed: Jan 6, 2003
Inventors
Mou-Shiung Lin
Jin-Yuan Lee
Ching-Cheng Huang
Assignee (at issue)
Megica Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,700,162
App. No.
10/337,673
Filed
2003-01-06
Granted
2004-03-02
Kind
B2