IP Library Granted Patent US 6,701,140
Granted Patent Utility
US 6,701,140 · App. 09/661,691

Digital receive phase lock loop with cumulative phase error correction and dynamically programmable correction rate

Inventor: Eric Stine
Patented Case View Patent ↗
Granted: Mar 2, 2004 Filed: Sep 14, 2000
Inventor
Eric Stine
Assignee (at issue)
3Com Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,701,140
App. No.
09/661,691
Filed
2000-09-14
Granted
2004-03-02
Kind
B1