IP Library Granted Patent US 6,701,492
Granted Patent Utility
US 6,701,492 · App. 10/057,125

Method for the determination of resistances and capacitances of a circuit diagram, which represents an electrical circuit

Inventors: Janez Jaklic, Christoph Padberg, Gerd Hildebrand, Susanne Klee
Patented Case View Patent ↗
Granted: Mar 2, 2004 Filed: Jan 25, 2002
Inventors
Janez Jaklic
Christoph Padberg
Gerd Hildebrand
Susanne Klee
Assignees (at issue)
Infineon Technologies AG
Cadence Design Systems, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,701,492
App. No.
10/057,125
Filed
2002-01-25
Granted
2004-03-02
Kind
B2