IP Library Granted Patent US 6,711,068
Granted Patent Utility
US 6,711,068 · App. 10/184,720

Balanced load memory and method of operation

Inventors: Chitra Subramanian, Brad J. Garni, Joseph J. Nahas, Halbert S. Lin, Thomas Andre
Patented Case View Patent ↗
Granted: Mar 23, 2004 Filed: Jun 28, 2002
Inventors
Chitra Subramanian
Brad J. Garni
Joseph J. Nahas
Halbert S. Lin
Thomas Andre
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,711,068
App. No.
10/184,720
Filed
2002-06-28
Granted
2004-03-23
Kind
B2