IP Library Granted Patent US 6,711,721
Granted Patent Utility
US 6,711,721 · App. 10/346,006

Method for adding redundant vias on VLSI chips

Inventor: Thomas Brennan
Patented Case View Patent ↗
Granted: Mar 23, 2004 Filed: Jan 16, 2003
Inventor
Thomas Brennan
Assignee (at issue)
International Business Machines Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,711,721
App. No.
10/346,006
Filed
2003-01-16
Granted
2004-03-23
Kind
B2