IP Library Granted Patent US 6,723,608
Granted Patent Utility
US 6,723,608 · App. 10/406,311

Method for manufacturing a semiconductor device having a layered gate electrode

Inventor: Tsutomu Hayakawa
Patented Case View Patent ↗
Granted: Apr 20, 2004 Filed: Apr 4, 2003
Inventor
Tsutomu Hayakawa
Assignee (at issue)
ELPIDA MEMORY, INC.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,723,608
App. No.
10/406,311
Filed
2003-04-04
Granted
2004-04-20
Kind
B2