IP Library Granted Patent US 6,732,208
Granted Patent Utility
US 6,732,208 · App. 09/318,551

Low latency system bus interface for multi-master processing environments

Inventors: Adel Alsaadi, Vidya Rajagopalan
Patented Case View Patent ↗
Granted: May 4, 2004 Filed: May 27, 1999
Inventors
Adel Alsaadi
Vidya Rajagopalan
Assignee (at issue)
MIPS Technologies, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,732,208
App. No.
09/318,551
Filed
1999-05-27
Granted
2004-05-04
Kind
B1