IP Library Granted Patent US 6,738,853
Granted Patent Utility
US 6,738,853 · App. 09/663,337

Integrated circuit with built-in processor and internal bus observing method

Inventors: Motoki Higashida, Masaru Hagiwara
Patented Case View Patent ↗
Granted: May 18, 2004 Filed: Feb 9, 2000
Inventors
Motoki Higashida
Masaru Hagiwara
Assignees (at issue)
Renesas Technology Corporation
Mitsubishi Electric System LSI Design Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,738,853
App. No.
09/663,337
Filed
2000-02-09
Granted
2004-05-18
Kind
B1