IP Library › Granted Patent US 6,741,108
Granted Patent Utility
US 6,741,108 · App. 10/132,462

Method and circuit to reduce jitter generation in a PLL using a reference quadrupler and an equalizer

Inventors: Joseph Balardeta, Allen Carl Merrill, Wei Fu
Patented Case View Patent ↗
Granted: May 25, 2004 Filed: Apr 25, 2002
Inventors
Joseph Balardeta
Allen Carl Merrill
Wei Fu
Assignee (at issue)
APPLIED MICRO CIRCUITS CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,741,108
App. No.
10/132,462
Filed
2002-04-25
Granted
2004-05-25
Kind
B1