IP Library › Granted Patent US 6,746,913
Granted Patent Utility
US 6,746,913 · App. 10/083,416

Method of manufacturing semiconductor integrated circuit device comprising a memory cell and a capacitor

Inventors: Tsuyoshi Fujiwara, Takeshi Saikawa, Ryouichi Furukawa, Masato Kunitomo
Patented Case View Patent ↗
Granted: Jun 8, 2004 Filed: Feb 27, 2002
Inventors
Tsuyoshi Fujiwara
Takeshi Saikawa
Ryouichi Furukawa
Masato Kunitomo
Assignee (at issue)
Renesas Technology Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,746,913
App. No.
10/083,416
Filed
2002-02-27
Granted
2004-06-08
Kind
B2