IP Library Granted Patent US 6,748,464
Granted Patent Utility
US 6,748,464 · App. 09/774,672

Semiconductor device comprising CPU and peripheral circuit wherein control unit performs wait cycle control that makes peripheral circuit wait a predetermined time before responding to CPU

Inventors: Yasufumi Mori, Teruyuki Itou, Yukihiko Shimazu
Patented Case View Patent ↗
Granted: Jun 8, 2004 Filed: Feb 1, 2001
Inventors
Yasufumi Mori
Teruyuki Itou
Yukihiko Shimazu
Assignee (at issue)
MITSUBISHI ELECTRIC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,748,464
App. No.
09/774,672
Filed
2001-02-01
Granted
2004-06-08
Kind
B2