IP Library Granted Patent US 6,750,552
Granted Patent Utility
US 6,750,552 · App. 10/323,963

Integrated circuit package with solder bumps

Inventor: Kollengode S. Narayanan
Patented Case View Patent ↗
Granted: Jun 15, 2004 Filed: Dec 18, 2002
Inventor
Kollengode S. Narayanan
Assignee (at issue)
NETLOGIC MICROSYSTEMS, INC.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,750,552
App. No.
10/323,963
Filed
2002-12-18
Granted
2004-06-15
Kind
B1