IP Library › Granted Patent US 6,760,033
Granted Patent Utility
US 6,760,033 · App. 10/264,524

Combined floating-point logic core and frame buffer

Inventors: Edward Chen, Mark S. Grossman, Chi-Shung Wang, John S. Montrym, Mark Leather
Patented Case View Patent ↗
Granted: Jul 6, 2004 Filed: Oct 4, 2002
Inventors
Edward Chen
Mark S. Grossman
Chi-Shung Wang
John S. Montrym
Mark Leather
Assignee (at issue)
Microsoft Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,760,033
App. No.
10/264,524
Filed
2002-10-04
Granted
2004-07-06
Kind
B2