IP Library Granted Patent US 6,760,873
Granted Patent Utility
US 6,760,873 · App. 09/815,519

Built-in self test for speed and timing margin for a source synchronous IO interface

Inventors: Hong Hao, Keven Hui, Qingwen Deng, Chung-Jen Yui
Patented Case View Patent ↗
Granted: Jul 6, 2004 Filed: Mar 23, 2001
Inventors
Hong Hao
Keven Hui
Qingwen Deng
Chung-Jen Yui
Assignee (at issue)
LSI Logic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,760,873
App. No.
09/815,519
Filed
2001-03-23
Granted
2004-07-06
Kind
B1