IP Library Granted Patent US 6,765,844
Granted Patent Utility
US 6,765,844 · App. 10/658,396

Semiconductor memory device having a hierarchical I/O structure

Inventors: Hiroki Fujisawa, Shuichi Kubouchi, Koichiro Ninomiya
Patented Case View Patent ↗
Granted: Jul 20, 2004 Filed: Sep 10, 2003
Inventors
Hiroki Fujisawa
Shuichi Kubouchi
Koichiro Ninomiya
Assignees (at issue)
HITACHI, LTD.
Hitachi Ulsi Systems Co., Ltd.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,765,844
App. No.
10/658,396
Filed
2003-09-10
Granted
2004-07-20
Kind
B2