Method for producing a shallow trench isolation for n- and p-channel field-effect transistors in a semiconductor module

Granted: Aug 3, 2004 Filed: Mar 10, 2003

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.