Cyclic redundancy checking of a field programmable gate array having an SRAM memory architecture

Granted: Aug 3, 2004 Filed: Jan 22, 2003

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.