IP Library › Granted Patent US 6,774,732
Granted Patent Utility
US 6,774,732 · App. 10/367,007

System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection

Inventors: David Harnishfeger, Daniel E. Brueske, Frederick L. Martin
Patented Case View Patent ↗
Granted: Aug 10, 2004 Filed: Feb 14, 2003
Inventors
David Harnishfeger
Daniel E. Brueske
Frederick L. Martin
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,774,732
App. No.
10/367,007
Filed
2003-02-14
Granted
2004-08-10
Kind
B1