IP Library Granted Patent US 6,778,451
Granted Patent Utility
US 6,778,451 · App. 10/171,686

Semiconductor memory device for masking all bits in a test write operation

Inventors: Yoshitaka Takahashi, Hitoshi Ikeda, Shinya Fujioka
Patented Case View Patent ↗
Granted: Aug 17, 2004 Filed: Jun 17, 2002
Inventors
Yoshitaka Takahashi
Hitoshi Ikeda
Shinya Fujioka
Assignee (at issue)
Fujitsu Limited

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,778,451
App. No.
10/171,686
Filed
2002-06-17
Granted
2004-08-17
Kind
B2