IP Library › Granted Patent US 6,779,102
Granted Patent Utility
US 6,779,102 · App. 09/886,267

Data processor capable of executing an instruction that makes a cache memory ineffective

Inventors: Tadahiko Nishimukai, Atsushi Hasegawa, Kunio Uchiyama, Ikuya Kawasaki, Makoto Hanawa
Patented Case View Patent ↗
Granted: Aug 17, 2004 Filed: Jun 22, 2001
Inventors
Tadahiko Nishimukai
Atsushi Hasegawa
Kunio Uchiyama
Ikuya Kawasaki
Makoto Hanawa
Assignee (at issue)
HITACHI, LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,779,102
App. No.
09/886,267
Filed
2001-06-22
Granted
2004-08-17
Kind
B2