IP Library Granted Patent US 6,784,677
Granted Patent Utility
US 6,784,677 · App. 10/406,669

Closed-grid bus architecture for wafer interconnect structure

Inventors: Charles A. Miller, John M. Long
Patented Case View Patent ↗
Granted: Aug 31, 2004 Filed: Apr 2, 2003
Inventors
Charles A. Miller
John M. Long
Assignee (at issue)
FormFactor, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,784,677
App. No.
10/406,669
Filed
2003-04-02
Granted
2004-08-31
Kind
B2