IP Library Granted Patent US 6,788,608
Granted Patent Utility
US 6,788,608 · App. 10/209,538

High voltage pulse method and apparatus for digital multilevel non-volatile memory integrated system

Inventors: Hieu Van Tran, William Saiki, Jack Edward Frayer, Michael S. Briner
Patented Case View Patent ↗
Granted: Sep 7, 2004 Filed: Jul 30, 2002
Inventors
Hieu Van Tran
William Saiki
Jack Edward Frayer
Michael S. Briner
Assignee (at issue)
Silicon Storage Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,788,608
App. No.
10/209,538
Filed
2002-07-30
Granted
2004-09-07
Kind
B2