IP Library Granted Patent US 6,794,207
Granted Patent Utility
US 6,794,207 · App. 10/364,706

Method of manufacturing integrated circuit

Inventors: Norio Hasegawa, Joji Okada, Toshihiko Tanaka, Kazutaka Mori, Ko Miyazaki
Patented Case View Patent ↗
Granted: Sep 21, 2004 Filed: Feb 12, 2003
Inventors
Norio Hasegawa
Joji Okada
Toshihiko Tanaka
Kazutaka Mori
Ko Miyazaki
Assignee (at issue)
Renesas Technology Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,794,207
App. No.
10/364,706
Filed
2003-02-12
Granted
2004-09-21
Kind
B2